Introduction
Semiconducting single-walled carbon nanotubes have attracted much attention because of their potentials for nano-transistor applications with advantages such as high electron velocity and high current density. However, the demonstrated operating frequency is still much lower than the THz-range expected from the intrinsic carrier velocity of nanotubes. This is mostly because of the small current driving capability of CNFETs against the parasitic capacitances attributed to the electrodes of the device and the interconnection. The high-density alignment of nanotube channels is the most efficient approach to increase current driving capability of CNFETs. The alignment technique with crystalline oxide substrates such as sapphire and quarts has advantages for high-density packing of nanotubes without bundling and for large-scale production. The preparation of high-density and nano-sized catalyst particles is also one of the key points for high-density growth of nanotubes.
In this study, we introduce arc-discharge plasma method for the deposition of catalyst nano-particle. High-density Co nano-particles are patterned on an ST-cut quartz substrate at room temperature. We grow horizontally aligned nanotubes with the Co nano-particles as catalyst by alcohol catalytic chemical vapor deposition (ACCVD). Using the aligned nanotubes, we also fabricate high-performance n-type multi-channel CNFETs with a high-k top-gate structure.
Growth of aligned carbon nanotubes
ST-cut quartz substrate was used to grow horizontally-aligned SWNTs [1] . After the photoresist patterning of catalysts on the substrate, Co nano-particles were deposited by arc-discharge plasma method. The arc-discharge plasma method is a kind of vacuum evaporation technique that evaporates the cathode material by arc discharge in vacuum [2] . As shown in Fig. 1 , the arc-discharge plasma source consists of a cathode rod made of the evaporating material and an anode electrode in a coaxial arrangement. Triggered-pulse arc discharge method was used in this study. The film thickness can be controlled by a number of pulse discharges. The controllability and reproducibility of the thickness of very thin film are superior to the EB evaporation method. In the present study, by a single pulse discharge, high-density Co particles were obtained on a quartz substrate at room temperature as shown in the AFM image of Fig. 2 . The mean thickness of Co film deposited for a single pulse discharge was 0.2 nm. The height and density of the nano-particles are 1~2 nm and 6.0×10 10 cm -2 , respectively. Although Co particles with a height of 1~2 nm were produced from 0.5-nm-thinck Co film deposited by EB evaporation method by annealing at 800°C, the density of Co particles was suppressed in the order of 2×10 9 cm -2 because of the high migration rate of Co on the quartz surface. In the case of the arc discharge method, the incident metal atoms with relatively high energy of a few ten eV have strong adhesion to the substrate and form high-density nuclei, and then the nano-particles are produced on the substrate at room temperature.
Single-walled carbon nanotubes were grown by ACCVD technique with ethanol as a source gas [3] . To suppress cohesion of Co nano-particles at the high temperature, the temperature of the furnace was raised in oxidization atmosphere by feeding ambient air. As shown in the SEM images of Fig. 3 , high-density and horizontally-aligned nanotubes were obtained. The density is ~8 μm -1 in average and partially more than 10 μm -1 .
Fabrication of multi-channel nanotube FETs
Multi-channel CNFETs with high-k top-gate structure were fabricated using the aligned nanotubes grown by the above-mentioned procedure. The schematic device structure is shown in Fig. 4(a) . After the growth of SWNTs, the source and drain electrodes of Au (100 nm) were formed by EB evaporation and lift-off process. The high-k gate insulator of HfO 2 with a thickness of 30 nm was deposited by atomic-layer deposition (ALD) technique at 250°C. Finally, the top-gate electrode of Au/Ti (250/50 nm) was formed. The channel length and width were 2 and 100 μm, respectively.
The drain current (I D ) and transconductance (g m ) are shown in Fig. 4(b) as a function of gate-source voltage (V GS ). Here, the drain-source voltage (V DS ) was 5 V. The transfer characteristics show normally-on and n-type conduction with a threshold voltage (V TH ) of -1.6 V. The maximum on-current and transconductance are 1.3 mA and 0.23 mS, respectively. The on-current and gm normalized by the channel width are 13 mA/mm and 2.3 mS/mm, re- 
